



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/939,752	08/28/2001	Masaki Komaki	024016-00014	3840

7590 11/25/2002

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC  
Suite 600  
1050 Connecticut Avenue, N.W.  
Washington, DC 20036-5339

EXAMINER

NGUYEN, JOSEPH H

ART UNIT	PAPER NUMBER
----------	--------------

2815

DATE MAILED: 11/25/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/939,752

Applicant(s)

KOMAKI, MASAKI

Examiner

Joseph Nguyen

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 21 October 2002.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) 12-18 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-11, 19 and 20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 August 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☒ All b) ☐ Some \* c) ☐ None of:  
1. ☒ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_ 6) ☐ Other: \_\_\_\_\_

## **DETAILED ACTION**

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-11, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over figures 13 of acknowledged prior art (APA) in view of Fudanuki et al.

Regarding claim 1, (APA) discloses a fundamental cell used as a basic unit in the layout of a semiconductor integrated circuit device and being in a stage after metal wiring is formed comprising connector terminals 101 to be connected to upper wiring layers M2. (APA) does not disclose no fixed wiring for commonly wiring between fundamental cells each other. However, Fudanuki et al discloses on figure 10A no fixed wiring for commonly wiring between fundamental cells each other. In view of such teaching, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify (APA) by having no fixed wiring for commonly wiring between fundamental cells each other for the purpose of improving the density integration of the semiconductor device as taught by Fudanuki et al (col. 12, lines 30-40).

Regarding claims 2-7, (APA) and Fudanuki et al together disclose the structure set forth in claims 2-7.

Regarding claim 8, (APA) discloses substantially all the structure set forth in the claimed invention except no fixed wiring for commonly wiring between fundamental cells each other. However, Fudanuki et al discloses on figure 10A no fixed wiring for commonly wiring between fundamental cells each other. In view of such teaching, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify (APA) by having no fixed wiring for commonly wiring between fundamental cells each other for the purpose of improving the density integration of the semiconductor device as taught by Fudanuki et al (col. 12, lines 30-40).

Regarding claims 9-11, 19 and 20, (APA) and Fudanuki et al together disclose the structure set forth in claims 9-11, 19 and 20.

Claims 1-11, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yuyama et al in view of Fudanuki et al.

Regarding claim 1, Yuyama et al discloses on figure 2 a fundamental cell used as a basic unit in the layout of a semiconductor integrated circuit device comprising connection terminals 2 to be connected to upper wiring layers. Yuyama et al does not disclose no fixed wiring for commonly wiring between fundamental cells each other. However, Fudanuki et al discloses on figure 10A no fixed wiring for commonly wiring between fundamental cells each other. In view of such teaching, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Yuyama et al by having no fixed wiring for commonly wiring between fundamental cells

Art Unit: 2815

each other for the purpose of improving the density integration of the semiconductor device as taught by Fudanuki et al (col. 12, lines 30-40).

Regarding claims 2-7, Yuyama et al and Fudanuki et al together disclose the structure set forth in claims 2-7.

Regarding claim 8, Yuyama et al discloses on figure 2 substantially all the structure set forth in the claimed invention except no fixed wiring for commonly wiring between fundamental cells each other. However, Fudanuki et al discloses on figure 10A no fixed wiring for commonly wiring between fundamental cells each other. In view of such teaching, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Yuyama et al by having no fixed wiring for commonly wiring between fundamental cells each other for the purpose of improving the density integration of the semiconductor device as taught by Fudanuki et al (col. 12, lines 30-40).

Regarding claims 9-11, 19 and 20, Yuyama et al and Fudanuki et al together disclose the structure set forth in claims 9-11, 19 and 20.

### ***Response to Arguments***

Applicant's arguments filed on 10/21/2002 have been fully considered but they are not persuasive.

With respect to claims 1 and 8, applicant argues that Fudanuki does not disclose no fixed wiring for commonly wiring between fundamental cells. However, Fudanuki clearly teaches, "the gate array basic cells GC are arranged in the empty spaces 33 on

Art Unit: 2815

the arrangement pattern of the standard cells SC's. Such advantage can be accomplished that integration density can be improved by spreading the channelless standard cells all over the surface and wiring design can be made easy because no fixed wiring area remains" (col. 12, lines 27-40). It is clear that Fudanuki discloses no fixed wiring. Further, applicant argues that figure 5 B of Fudanuki shows fixed wirings VDD 9 and VSS 10 arranged between the fundamental cells. However, VDD 9 and VSS 10 are merely power supply wirings as illustrated in figure 5B, and thus not fixed wirings. There is no disclosure of so-called fixed wirings anywhere in Fudanuki thereto. As such, with a strong motivation provided by Fudanuki, the combination of figure 13 of (APA) or Yuyama and Fundanuki would clearly disclose all the structures set forth in now amended claims 1 and 8.

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

***C nclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Nguyen whose telephone number is (703) 308-1269. The examiner can normally be reached on Monday-Friday, 7:30 am- 4:30 pm

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 308-7382 for regular communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

JN  
November 18, 2002



EDDIE LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600